



MX23L8100

8M-BIT MASK ROM(8/16 BIT OUTPUT)

FEATURES


- Bit organization
 - 1M x 8 (byte mode)
 - 512K x 16 (word mode)
- Fast access time
 - Random access: 100ns (max.)
- Current
 - Operating: 20mA
 - Standby: 5uA
- Supply voltage
 - 3.3V±10%
- Package
 - 44 pin SOP (500mil)
 - 42 pin PDIP (600mil)
 - 48 pin TSOP (type 1)
 - 48 pin TSOP (type 2)

ORDER INFORMATION


Part No.	Access Time	Package
MX23L8100MC-10	100ns	44 pin SOP
MX23L8100MC-12	120ns	44 pin SOP
MX23L8100MC-15	150ns	44 pin SOP
MX23L8100PC-10	100ns	42 pin PDIP
MX23L8100PC-12	120ns	42 pin PDIP
MX23L8100PC-15	150ns	42 pin PDIP
MX23L8100TC-10	100ns	48 pin TSOP
MX23L8100TC-12	120ns	48 pin TSOP
MX23L8100TC-15	150ns	48 pin TSOP
MX23L8100RC-10	100ns	48 pin RTSOP
MX23L8100RC-12	120ns	48 pin RTSOP
MX23L8100RC-15	150ns	48 pin RTSOP
MX23L8100YC-10	100ns	44 pin TSOP
MX23L8100YC-12	120ns	44 pin TSOP

PIN CONFIGURATION


44 SOP/44TSOP




42 PDIP



48 TSOP (for word mode only)



48 Reverse TSOP (for word mode only)



Note: 48-TSOP and 48-RTSOP support word mode only, not for byte mode.


PIN DESCRIPTION

Symbol	Pin Function
A0~A18	Address Inputs
D0~D14	Data Outputs
D15/A-1	D15(Word Mode)/LSB Address (Byte Mode)
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
\overline{Byte}	Word/Byte Mode Selection
VCC	Power Supply Pin
VSS	Ground Pin
NC	No Connection

MODE SELECTION

\overline{CE}	\overline{OE}	\overline{Byte}	D15/A-1	D0~D7	D8~D15	Mode	Power
H	X	X	X	High Z	High Z	-	Stand-by
L	H	X	X	High Z	High Z	-	Active
L	L	H	Output	D0~D7	D8~D15	Word	Active
L	L	L	Input	D0~D7	High Z	Byte	Active

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Ratings
Voltage on any Pin Relative to VSS	VIN	-1.3V to VCC+2.0V (Note)
Ambient Operating Temperature	T _{opr}	0°C to 70°C
Storage Temperature	T _{stg}	-65°C to 125°C

Note: Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may undershoot VSS to -1.3V for periods of up to 20ns. Maximum DC voltage on input or I/O pins is VCC+0.5V. During voltage transitions, input may overshoot VCC to VCC+2.0V for periods of up to 20ns.

DC CHARACTERISTICS (Ta = 0°C ~ 70°C, VCC = 3.3V±10%)

Item	Symbol	MIN.	MAX.	Conditions
Output High Voltage	VOH	24V	-	IOH = -0.4mA
Output Low Voltage	VOL	-	0.4V	IOL = 1.6mA
Input High Voltage	VIH	2.2V	VCC+0.3V	
Input Low Voltage	VIL	-0.3V	0.8V	
Input Leakage Current	ILI	-	5uA	0V, VCC
Output Leakage Current	ILO	-	5uA	0V, VCC
Operating Current	ICC1	-	20mA	f=10MHz, all output open
Standby Current (TTL)	ISTB1	-	1mA	\overline{CE} =VIH
Standby Current (CMOS)	ISTB2	-	5uA	\overline{CE} > VCC - 0.2V
Input Capacitance	CIN	-	10pF	Ta = 25°C, f = 1MHZ
Output Capacitance	COUT	-	10pF	Ta = 25°C, f = 1MHZ


AC CHARACTERISTICS (Ta = 0°C ~ 70°C, VCC = 3.3V±10%)

Item	Symbol	23L8100-10		23L8100-12		23L8100-15	
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.
Read Cycle Time	tRC	100ns	-	120ns	-	150ns	-
Address Access Time	tAA	-	100ns	-	120ns	-	150ns
Chip Enable Access Time	tACE	-	100ns	-	120ns	-	150ns
Output Enable Time	tOE	-	50ns	-	60ns	-	70ns
Output Hold After Address	tOH	0ns	-	0ns	-	0ns	-
Output High Z Delay	tHZ	-	20ns	-	20ns	-	20ns

Note: Output high-impedance delay (tHZ) is measured from OE or CE going high, and this parameter guaranteed by design over the full voltage and temperature operating range - not tested.

AC Test Conditions


Input Pulse Levels	0.4V~2.4V
Input Rise and Fall Times	10ns
Input Timing Level	1.4V
Output Timing Level	1.4V
Output Load	See Figure



Note: No output loading is present in tester load board.

Active loading is used and under software programming control.

Output loading capacitance includes load board's and all stray capacitance.

TIMING DIAGRAM**RANDOM READ**


Note : \overline{CE} , \overline{OE} are enable.

PACKAGE INFORMATION

42-PIN PLASTIC DIP(600 mil)

ITEM	MILLIMETERS	INCHES
A	52.54 max.	2.070 max.
B	0.76 [REF]	.030 [REF]
C	2.54 [TP]	.100 [TP]
D	.46 [Typ.]	.018 [Typ.]
E	50.76	2.000
F	1.27 [Typ.]	.050 [Typ.]
G	3.30 ± .25	.130 ± .010
H	.51 [REF]	.020 [REF]
I	3.94 ± .25	.155 ± .010
J	5.33 max.	.210 max.
K	15.22 ± .25	.600 ± .010
L	13.97 ± .25	.550 ± .010
M	.25 [Typ.]	.010 [Typ.]


NOTE: Each lead centerline is located within .25 mm [.01 inch] of its true position [TP] at maximum material condition.



44-PIN PLASTIC SOP

ITEM	MILLIMETERS	INCHES
A	28.70 max.	1.130 max.
B	1.10 [REF]	.043 [REF]
C	1.27 [TP]	.050 [TP]
D	.40 ± .10 [Typ.]	.016 ± .004 [Typ.]
E	.010 min.	.004 min.
F	3.00 max.	.118 max.
G	2.80 ± .13	.110 ± .005
H	16.04 ± .30	.631 ± .012
I	12.60	.496
J	1.72	.068
K	.15 ± .10 [Typ.]	.006 ± .004 [Typ.]
L	.80 ± .20	.031 ± .008


NOTE: Each lead centerline is located within .25 mm [.01 inch] of its true position [TP] at maximum material condition.



PACKAGE INFORMATION

48-PIN PLASTIC TSOP

ITEM	MILLIMETERS	INCHES
A	20.0 ± .20	.787 ± .008
B	18.40 ± .10	.724 ± .004
C	12.20 max.	.480 max.
D	0.15 [Typ.]	.006 [Typ.]
E	.80 [Typ.]	.031 [Typ.]
F	.20 ± .10	.008 ± .004
G	.30 ± .10	.012 ± .004
H	.50 [Typ.]	.020 [Typ.]
I	.45 max.	.018 max.
J	0 ~ .20	0 ~ .008
K	1.00 ± .10	.039 ± .004
L	1.27 max.	.050 max.
M	.50	.020
N	0 ~ 5°	.500



NOTE: Each lead centerline is located within .25 mm [.01 inch] of its true position [TP] at maximum material condition.



REVISION HISTORY

Revision	Description	Page	Date
1.4	Add new 44pin TSOP (type 2)		Jul/17/1998
1.5	AC CHARACTERISTICS tOH 10ns-->0ns	P3	FEB/01/1999



MX23L8100

MACRONIX INTERNATIONAL Co., LTD.

HEADQUARTERS:

TEL: +886-3-578-8888

FAX: +886-3-578-8887

EUROPE OFFICE:

TEL: +32-2-456-8020

FAX: +32-2-456-8021

JAPAN OFFICE:

TEL: +81-44-246-9100

FAX: +81-44-246-9105

SINGAPORE OFFICE:

TEL: +65-747-2309

FAX: +65-748-4090

TAIPEI OFFICE:

TEL: +886-3-509-3300

FAX: +886-3-509-2200

MACRONIX AMERICA, INC.

TEL: +1-408-453-8088

FAX: +1-408-453-8488

CHICAGO OFFICE:

TEL: +1-847-963-1900

FAX: +1-847-963-1909

[http : //www.macronix.com](http://www.macronix.com)